FPGA DESIGNS OF PARALLEL HIGH PERFORMANCE \textit{GF}(2^{233})\textsc{Multipliers}

C. Grabbe, M. Bednara, J. Teich

Computer Engineering Laboratory
University of Paderborn
Paderborn, Germany

J. von zur Gathen, J. Shokrollahi*

Algorithmic Mathematics
University of Paderborn
Paderborn, Germany

ABSTRACT

For many applications from the areas of cryptography and coding, finite field multiplication is the most resource and time consuming operation. We have designed and optimized four high performance parallel \textit{GF}(2^{233})\textsc{multipliers} for an FPGA realization and analyzed the time and area complexities. One of the multipliers uses a new hybrid structure to implement the Karatsuba algorithm.

For increasing performance, we make excessive use of pipelining and efficient control techniques and use a modern state-of-the-art FPGA technology. As a result we have, to our knowledge, the fastest and most efficient implementation of 233 bit finite field multipliers.

1. INTRODUCTION

Finite field arithmetic plays a major role in cryptography and coding theory. Among different operations in finite fields, multiplication is the most resource and time consuming task in hardware and software implementations as well. (Division, however, is much costlier than multiplication but there are efficient techniques to decompose a division into a sequence of multiplications (see [1]), or to avoid division in many cases.) This work is intended to help hardware designer to make the best selection for an FPGA based parallel field multiplier for a given finite field. Especially for the area of cryptography where the extension of the finite field \textit{GF}(2^{233}) is fairly large, say \( n > 160 \), the selection of the multiplication algorithm has a major impact on the overall system performance.

In this work we analyze FPGA implementations of four known parallel multipliers in \textit{GF}(2^{233}). The selection of the finite field is based on the FIPS 186-2 standard ([2]) concerning with the digital signature algorithms and proposed by NIST\textsuperscript{2}. This standard suggests 5 binary fields, namely the extension degrees 163, 233, 257, 521, and 571, which are all prime extensions. We have selected \textit{GF}(2^{233}) to satisfy the security requirements in elliptic curve cryptography for the next years, but our results can be adapted to finite fields with other prime extensions as well.

For cryptography, the requirements with respect to performance and security may change depending on the application. For this reason we use FPGAs as target technology in order to avoid the flexibility lacking in ASIC designs. It turns out that many optimizations of field multipliers proposed for ASIC design do not hold for FPGA. The main differences are:

- Influence of routing on the FPGA performance.
- 4-input lookup table technology instead of 2-input logic gates.
- Treatment of high-fanout nets on FPGAs.

So we decided to create completely new FPGA optimized designs for the multipliers.

The paper is organized as follows. In the next section we give an overview over related work. Section 3 gives a short introduction into the theory of operation of the classical, Karatsuba, Massey-Omura and Sunar-Koç multipliers. The architecture and FPGA implementation of these multipliers is described in detail in Section 4. The performance results and a comparison is given in Section 5 and a summary in Section 6.

2. RELATED WORK

Several works concern the comparison of different hardware based multiplier architectures in the binary finite fields. The authors of [3] have compared three known serial multipliers, namely Berlekamp, Massey-Omura, and a polynomial basis multiplier, and implemented them for a small finite field \textit{GF}(2^n) in VLSI. [4] considers VLSI implementation of parallel multipliers for a class of finite fields \textit{GF}(2^n) with extension degrees \( n = 8, 16, 24, \) and 32, which are not prime extension degrees and are believed to have security weaknesses ([5]). [6] considers different parallel multipliers in \textit{GF}(2^n) which is suitable for coding applications. This work also considers hardware optimization techniques to improve the performance of multipliers and make some estimates which hold only for small finite fields. [7] gives a detailed comparison of different VLSI implementations of parallel multipliers in \textit{GF}(2^n).

Indeed all of the above works (except [4]) correspond to small finite fields and the results can not be easily extended to larger fields. With the development of new FPGA families with large gate counts, however, it is possible to realize parallel finite field multipliers on a single chip which performs the total multiplication operation in a few clock cycles. So it becomes necessary to have a performance analysis of the multipliers for large field extensions (with \( n > 160 \)) to select the best multiplier for a certain application.

3. MULTIPLICATION IN THE BINARY FINITE FIELDS

There are several algorithms to multiply two finite field elements and each of them has its benefits depending on the finite field size,
the implementation type (hardware or software), and the time and area requirements. One of the main differences between these algorithms is the finite field representation basis. In this section we give a brief introduction of different hardware based finite field multipliers in $GF(2^n)$ along with their space and time complexities. When the Hamming weight of the irreducible polynomial plays a significant role, we assume the existence of an irreducible trinomial of degree $n$ when considering the multiplication in $GF(2^n)$. This is a reasonable assumption since our special finite field is $GF(2^{233})$, and the polynomial $x^{233} + x^7 + 1$ is irreducible. On the other hand it is conjectured that a trinomial of degree $n$ exists for a large amount of values $n$ (see [1]). Multipliers will be categorized depending on the finite field basis.

3.1. Polynomial Basis Multipliers

In this basis, each element is represented as a linear combination of different powers of a root of an irreducible polynomial. Indeed multiplication in this basis consists of a polynomial multiplication followed by a modular reduction. There are different possibilities to multiply two elements in this basis like the Mastrovito, the classical, and the Karatsuba multipliers. Since there is only small difference in time and space complexities of the Mastrovito and the classical multipliers we select the classical multiplier because of its regular structure and the possibility of pipelining which is difficult to apply to the Mastrovito multiplier.

3.1.1. Classical Multiplier

The most straightforward method to perform finite field multiplication is to multiply the polynomials and then reduce the result modulo an irreducible polynomial to achieve the final result.

The school method polynomial multiplication requires $n^2$ AND gates and $(n - 1)^2$ XOR gates (2-input each). The combinatorial propagation delay across a school method multiplier is $T = T_{AND} + \lceil \log_2 n \rceil T_{XOR}$. Reducing modulo the polynomial $f(x)$ can be done using $(r - 1)(n - 1)$ two input XOR gates, where $r$ and $n$ are the Hamming weight and the degree of the polynomial $f(x)$, respectively.

3.1.2. Karatsuba Multiplier

An approach to reduce the number of gates in the polynomial basis multipliers is the Karatsuba method (see [8] and [9]). In this method the number of multiplications is reduced but at the cost of increasing the number of additions and the total propagation delay. This method decreases the total number of gates from $O(n^2)$ to $O(n \log_2 n)$, which is very effective when the polynomials become large. To achieve a tradeoff between the area and propagation delay which is long in the Karatsuba multipliers, we have used a hybrid structure by using the Karatsuba multiplication formulas (see [10]) for the polynomials of degree 1 and 2 in a hierarchical manner above school method multipliers of degree 39. This structure requires 28800 AND and 31183 XOR gates, and a total propagation delay of $T_{AND} + 14T_{XOR}$. The costs for a pure Karatsuba multiplier are 6561 AND, 37320 XOR, and $T_{AND} + 26T_{XOR}$ and for a school method multiplier are 54289 AND, 53824 XOR, and $T_{AND} + 8T_{XOR}$.

3.2. Normal Basis Multipliers

An element $\alpha$ in $GF(2^n)$ is called a normal element, when the elements of the set $\Gamma = \{\alpha^i | 0 \leq i < n\}$ are linearly independent. In this case, the set $\Gamma$ is called a normal basis. One great advantage of the normal bases is that squaring in this basis consists of only a cyclic shift (which requires no logic elements and can be done in nearly zero time). There are two types of normal bases for which there exist effective multiplication methods, namely optimal normal bases of type I, and II.

3.2.1. Massey-Omura Multiplier

The Massey-Omura multiplier is one of the most famous multipliers that work in the normal basis representation. It consists of similar blocks which can work in parallel to generate output bits simultaneously. One great advantage of this multiplier is its flexibility as a serial-parallel multiplier. This means that the designer has the ability to select an arbitrary number of similar blocks to achieve different numbers of output bits in one clock cycle, depending on the given area constraints. For the case of optimal normal bases in $GF(2^n)$ one requires $(2n - 2)D$ 2-input XORs and $nD$ 2-input XORs, where $D$ is the number of output bits per clock cycle. The minimum combinatorial propagation delay is $T_{AND} + \lceil \log_2 n \rceil T_{XOR}$. (See [4].)

3.2.2. Sunar-Koç Multiplier

The Sunar-Koç multiplier is a fully parallel multiplier which generates all output bits simultaneously, see [11]. It uses a normal basis representation and requires significantly less gates than a full parallel Massey-OMura ($\frac{3}{2}n^2 - \frac{2}{3}n$ 2-input gates). The minimum combinatorial delay is the same as of the Massey-OMura multiplier.

4. FPGA IMPLEMENTATIONS OF PARALLEL MULTIPLIERS

In this section we present the architectures of the parallel multipliers we have implemented. All multipliers are synthesized for a Xilinx Virtex-2 FPGA (xc2v-6000-f1157-4). The interface logic is the same for all multipliers so we can use the same testbench and the designs are interchangeable.

4.1. The Classical Multiplier

The implemented classical multiplier consists of a polynomial multiplier followed by the modular reducer (Figure 1). Assuming that the polynomial $c = c_{2n-2}x^{2n-2} + c_{2n-3}x^{2n-3} + \cdots + c_1x + c_0$ is the product of two polynomials $a = a_{n-1}x^{n-1} + a_{n-2}x^{n-2} + \cdots + a_1x + a_0$ and $b = b_{n-1}x^{n-1} + b_{n-2}x^{n-2} + \cdots + b_1x + b_0$, then the different coefficients of $c$ can be computed using the equation (1).

\[
\begin{align*}
c_0 &= a_0b_0 \\
c_1 &= a_0b_1 + a_1b_0 \\
c_{n-1} &= a_0b_{n-1} + a_1b_{n-2} + \cdots + a_{n-2}b_1 + a_{n-1}b_0 \\
c_{2n-3} &= a_{n-2}b_{n-1} + a_{n-1}b_{n-2} \\
c_{2n-2} &= a_{n-1}b_{n-1}
\end{align*}
\]
Each of the rows of (1) has some elements which must be combined in a XOR tree to generate a single bit of the result. The rows $c_i$ and $c_{2n-2-i}$ for $0 \leq i < n-1$ are generated with tree structured XOR-circuits of identical length, but with different inputs. So we have a total of 465 XOR trees, where 464 of them are pairwise equal in size.

Since outputs of the different multipliers have some powers of $x$ in common, the overlap circuit XORs the overlapping powers. The same structure is used in each of the 80-bit multipliers. Each of the 40-bit multipliers is a classical polynomial multiplier and has the same structure as used in Section 4.1, but of much smaller size.

4.3. Massey-Omura Multiplier

If implemented fully in parallel, the resource requirements of the Massey-Omura multiplier are very large (exceeding the LUTs resources of our FPGA by about 7 percent), but it can be realized with any degree of parallelism between fully parallel and fully serial. So we use a semi-parallel implementation where a multiplication is performed in two steps. As shown in Figure 3, Massey-Omura consists of two cycle-shift stages with 117 outputs each. Output $n$ is the same as output $n-1$ but cyclically rotated by one bit. The 117 rotated operand pairs are passed in parallel to 117 identical XOR trees (XOR_1 ... XOR_117) that compute the lower 117 bits of the result. The last outputs of the cycle stage are fed back to the inputs via an operand register, so the second set of rotated operands as well as the higher part of the result is generated one clock cycle later.

4.4. Sunar-Koç Multiplier

Like Massey-Omura, Sunar-Koç is a multiplier that works on operands represented in a type-II optimal normal basis. Due to resolving the redundancies in a parallel Massey-Omura multiplier, the required number of logic gates reduces approximately to 75 percent. Sunar-Koç, however, is a full-parallel multiplier and cannot be serialized efficiently. Fig. 4 shows the structure of the Sunar-Koç multiplier. The perm stages permute the operand bits and thus realize the basis transformation as described in [11]. The next stage called preprocessor generates all non-redundant terms of the form $a_i b_j$ and $a_i b_j + a_j b_i$ of the operand bits. These 27261 terms are combined to the 233 bit result in 233 parallel identical XOR trees (XOR_1 ... XOR_233). The perms-stage computes the inverse permutation of the perm stages and transforms the result back to the normal basis representation. Perm and perms stages are very similar and thus implemented in a single component which drastically reduces synthesis time.

---

3Indeed the XOR trees corresponding with the first and the last equations consist of only AND gates, but we have used the general word XOR tree.

---

5Look up table
6cyclic shift stages
7The synthesis time for perm stages however is still extremely long, so we decided to omit the perms from synthesis. Since the perm stages contain no logic elements but only routing, we expect no influence on timing and area.
5. RESULTS

In this section we give the performance comparison of the FPGA synthesis results. All multipliers are synthesized for a Xilinx xc2v-6000-f1517-4 FPGA without pin mapping and area constraints. In subsequent synthesis iterations, we specified timing constraints with slightly increasing stringency in order to converge to an optimal timing. It should be noted that the clock cycle time is computed including the pad delays since all multipliers are implemented as "stand alone" designs.

<table>
<thead>
<tr>
<th>Multiplier</th>
<th>LUT/FF</th>
<th>equivalent gate count</th>
<th>clock period (Frequency)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Classical(estmd.)</td>
<td>37296/37552</td>
<td>528427</td>
<td>13.00ns (~77 MHz)</td>
</tr>
<tr>
<td>HybridKaratsuba</td>
<td>11746/13941</td>
<td>182007</td>
<td>11.07ns (90.33MHz)</td>
</tr>
<tr>
<td>MasseyOmura</td>
<td>36857/8543</td>
<td>289489</td>
<td>15.91ns (62.85MHz)</td>
</tr>
<tr>
<td>SunarKoç</td>
<td>45435/41942</td>
<td>608149</td>
<td>10.73ns (93.20MHz)</td>
</tr>
</tbody>
</table>

Table 1. Area requirements and minimum clock periods of multipliers.

Fig. 5 (left) and AT² (right) comparison of the multipliers

Fig. 5 shows the AT and AT² criteria. The area A we define as the sum of the LUTs and flipflops. It should be noted that the majority of the flipflops are used for internal pipeline stages and it is possible to design all multipliers with a significantly smaller number of flipflops (e.g. about 700 for Sunar-Koç). In fact, in our architectures, all pipeline flipflops can be removed without changing the functionality. Routing resources are not taken into account, since VIRTEX-2 FPGA have plenty of routing resources so that the totally occupied chip area is spanned by the slice count of the design and not the routing. The time T is the product of clock periods and number of clock cycles for a complete multiplication in $GF(2^{233})$. This allows to evaluate the multiplier performance independently from the number of pipeline stages.

6. SUMMARY

We have analyzed our own high performance FPGA implementations of parallel $GF(2^{233})$ multipliers, namely Classical, Karatsuba, Massey-omura, and Sunar-Koç, with respect to area and time complexity. Especially for Karatsuba, we used sophisticated control structures the first time for prime degree extension field multipliers. It turned out that for polynomial basis representation, Karatsuba is the best choice while for normal basis the Sunar-Koç. All parallel multipliers can operate at high clock rates and require only a few clock cycles for a complete operation, but have extraordinary resource requirements. We have shown, however, that they can be implemented efficiently on modern FPGAs which allows for high performance FPGA based cryptographic applications. To our knowledge, we have currently the fastest FPGA designs for parallel finite field multipliers of that size.

7. REFERENCES